

# EPCIO Series Device Driver Library Integrated Testing Environment User Manual for WINDOWS

Version: V.2.00

Date: 2008.07

http://www.epcio.com.tw



# **Table of Contents**

CHAP	TER 1 OVERVIEW	2
CHAP	<b>FER 2</b> HOW TO USE THE USER INTERFACE	3
2.1	Overview	3
2.2	Description	4
CHAP	TER 3 EPCIO RAPID TESTING PROGRAM	14
3.1	BASIC INSTALLATION	
3.2	6-AXIS SYNCHRONOUS PULSE OUTPUT CONTROL TEST	
3.3	RAPID TEST ON HANDWHEEL INPUT	19
3.4	Rapid Test on 6-Axis Synchronous Closed Loop Control	21
3.5	LIO INPUT AND OUTPUT TEST	
3.6	RIO INPUT AND OUTPUT TEST	
3.7	ADC INPUT TEST	
3.8	DAC Output Test	
CHAP	<b>FER 4 PARAMETER SETTINGS AND FUNCTION</b>	
DESCI	RIPTIONS	
4.1	MAIN FUNCTION OPTIONS (REFER TO FIGURE 4-1.1)	
4.2	System Parameter Function Options	
4.3	DDA MAIN FUNCTION OPTIONS	
4.4	ENC MAIN FUNCTION OPTIONS	41
4.5	PCL MAIN FUNCTION OPTIONS	
4.6	LIO FUNCTION OPTIONS	47
4.7	RIO 0 MAIN FUNCTION OPTIONS	
4.8	RIO 1 MAIN FUNCTION OPTIONS	
4.9	DAC MAIN FUNCTION OPTIONS	
4.10	ADC MAIN FUNCTION OPTIONS	



# **Chapter 1 Overview**

This manual is the EPCIO testing program user manual. By reading this manual, one will know how to use the EPCIO testing program and set the parameters. The testing program can be used to test control cards which are designed and developed with EPCIO ASIC and which use the ISA-Bus/PCI-Bus interface, including the motion and input/output modules of EPCIO-6000/6005 and EPCIO-4000/4005 (PCI-Bus).

The testing program can be executed in the Win98/WinNT/Win2000/WinXP operating systems. To run the testing program, please load the installation CD-ROM and execute Driver Test Tool.exe (for PCI-Bus) in the directory of the CD-ROM. Then you will see the user interface of the testing program.



# **Chapter 2 How to Use the User Interface**

# 2.1 Overview

The screen image of the user interface is shown in Figure 2-1.1 and described as follows:

- (1) Main function selection area
- (2) Setting selection area
- (3) Status display area
- (4) Version
- (5) System clock
- (6) Message field
- (7) Control card selection area

Stream for Mult	i Cards : Nonar	ne.set			1	
		Save As		Ran	×	Quit
EPCIO-6000/6005 Card -	DDA EN	C PCL LIO	RIO Ou	t. RIO In. RI	O INT. ADC	DAC
Card Index : 0 🔹		Target	Runr	ning S	tock	
Setting	DDA 0	100	0	0		
System Parameter	DDA 1	100	0	0		
	DDA 2	100	0	0		
	DDA 3	100	0	0		
	DDA 4	100	0	0		
PCL	DDA 5	100	0	0		
LI0					1	
RIO 0				(3) Status d	isplay area	
RIO 1						
DAC						
	6					
Library Version : 4.01				40 M	Hz⊾	
					A	
<u>ل</u>	<u> </u>	1				
(•	4) Version				(5) Syst	em clock

Figure 2-1.1



# 2.2 Description

#### (1) Main function selection area



Chapter 4.

(2) Setting selection area

This area includes such function options as System Parameter, DDA, ENC, PCL, LIO, RIO 0, RIO 1, DAC, and ADC. For a detailed description of parameter settings, please refer to Chapter 4.



- (3) Status display area
  - (a) DDA display area (as shown in Figure 2-2.1)

Target: total number of commands

Target=Times × Repeat

Running: number of commands actually executed Stock: number of commands in FIFO See also Section 4.3 DDA Main Function Options.

💣 EPCIO Test Program for Mult	i Cards : Noname.	set			
		Save As		Run 🗡 👘	Quit
EPCIO-6000/6005 Card 💌	DDA ENC	PCL LIO	RIO Out.	RIO In. RIO INT. ADC	DAC
Card Index : 0 🔹		Target	Running	g Stock	
Setting	DDA 0	100	0	0	
System Parameter	DDA 1	100	0	0	
	DDA 2	100	0	0	
	DDA 3	100	0	0	
ENC	DDA 4	100	0	0	
PCL	DDA 5	100	0	0	
LIO					
RIO 0					
RI0 1					
DAC					
ADC					
Library version : 4.01				40 MHZ	

Figure 2-1.1



(b) ENCODER display area (as shown in Figure 2-2.2)

Counter: value read back from encoder counter

Latch: number of times of latch interrupt

Comp.: number of times of comparator interrupt

See also Section 4.4 Encoder Main Function Options.

💣 EPCIO Test Program for Mult	ii Cards : Nonan	neliset					
		Save As		⇒ 🟠 📗	Run	×	Quit
EPCIO-6000/6005 Card 💌	DDA EN	C PCL L	.10	RIO Out.	RIO In. R	IO INT. ADC	DAC
Card Index : 0 🔹		Index	Com	p. Count	er	Latch	
Setting	ENC 0	0	0	0		0	
System Parameter	ENC 1	0	0	0		0	
	ENC 2	0	0	0		0	
	ENC 3	0	0	0		0	
ENC	ENC 4	0	0	0		0	
PCL	ENC 5	0	0	0		0	
LI0							
RIO 0							
RI0 1							
DAC							
ADC							
					40.14		
Library Version : 4.01					40 M	Hz	

Figure 2-2.2



(c) PCL display area (as shown in Figure 2-2.3)

Error: error counter's value

Interrupt count: number of times of overflow interrupt

See also Section 4.5 PCL Main Function Options.

💣 EPCIO Test Program for Mult	ti Cards : Nonan	ne.set				
		Save As	🔿 🟠	<b>Run</b>	×	Quit
EPCIO-6000/6005 Card 💌	DDA EN	C PCL L	.IO   RIO Out	t. RIO In. RIC	NINT. ADC	DAC
Card Index : 0 🔹		Error	Inter	rupt Count		
Setting	PCL 0	0	0			
System Parameter	PCL 1	0	0			
	PCL 2	0	0			
	PCL 3	0	0			
ENC	PCL 4	0	0			
PCL	PCL 5	0	0			
LI0						
RIO 0						
RI0 1						
DAC						
ADC						
Library Version : 4.01				40 MH	z	

Figure 2-2.3



(d) LIO display area (as shown in Figure 2-2.4)

①Interrupt Counter

LDI  $0 \sim 7$ : interrupt counters of the first 8 LIO connections.

DFI  $0 \sim 6$ : interrupt counters of the first 7 double-function connections.

See also Section 4.6 LIO Main Function Options.

②Refresh Target

Setting for refreshing watchdog timer.

See also Section 4.6 LIO Main Function Options.

**③Refresh** Count

Number of times of refresh.

💣 EPCIO Test Program for Multi	i Cards : Noname.set				
		re As 📖	⇒ <mark>∆</mark> Run	<u>n.</u> X	Quit
EPCIO-6000/6005 Card 💌	DDA ENC I	PCL LIO	RIO Out. RIO In.	RIO INT. ADC	DAC
Card Index : 0 🔹	Interrup	ot Count	Interrupt Count		
Setting	LDI 0	0	DFI 0	0	
System Parameter	LDI 1	0	DFI 1	0	
	LDI 2	0	DFI 2	0	
	LDI 3	0	DFI 3	0	
ENC	LDI 4	0	DFI 4	0	
PCL	LDI 5	0	DFI 5	0	
LI0	LDI 6	0	DFI 6	0	
RIO 0	LDI 7	0			
RI0 1	Refresh Target	0	Refresh Count	0	
DAC					
ADC					
Library Version : 4.01	, 		40	MHz	

Figure 2-2.4



(e) RIO Out. display area (as shown in Figure 2-2.5)

This display area displays a total of 2 sets, and each set includes 3 slaves (RIO0S0, RIO0S1, RIO0S2, RIO1S0, RIO1S1, RIO1S2). Each slave is configured for 64-bit output.

Port  $0 \sim$  Port 3 are each expressed with 16 bits.

See also Section 4.7 RIO 0 Main Function Options and Section 4.8 RIO 1 Main Function Options.

💣 EPCIO Test Program for Muli	ti Cards : Nonan	ne.set														
		<mark>Sa</mark>	<u></u> .		⇒ (			Rı	m	۱		7	ζ		6	ait
EPCIO-6000/6005 Card 💌	DDA EN	C PCL		)	RIC	0 Oı	. L	rio	ln.	RI	0 11	<b>л</b> т.	AD	с	D	AC
Card Index : 0 🔹	RIO 0	f	e d	C	b	a	9	8	7	6	5	4	3	2	1	0
Setting	Port 0															
System Parameter	Port 1															
DDA	Port 2															
ENC	Port 3															
	RIO 1	f	e d	С	b	а	9	8	7	6	5	4	3	2	1	0
PCL	Port 0															
LIO	Port 1															
RIO 0	Port 2															
RIO 1	Port 3															
DAC																
ADC																
Library Version : 4.01									40	м	Ιz					

Figure 2-2.5



(f) RIO In. display area (as shown in Figure 2-2.6)

This display area displays a total of 2 sets, and each set includes 3 slaves (RIO0S0, RIO0S1, RIO0S2, RIO1S0, RIO1S1, RIO1S2). Each slave is configured for 64-bit output.

Port  $0 \sim$  Port 3 are each expressed with 16 bits.

See also Section 4.7 RIO 0 Main Function Options and Section 4.8 RIO 1 Main Function Options.

💣 EPCIO Test Program for Mult	i Cards : Nonan	ne.set								
		Save As		⇒ 🟠	R	<b>m</b>		X	Q	iit
EPCIO-6000/6005 Card 💌	DDA EN	C PCL I	_10	RI0 0	ut. RIO	ln. <u>R</u> l	O INT.	ADC	DAC	
Card Index : 0 •	RIO 0 Port 0	fe	d c	b a	98	76	54	32	1 0	
System Parameter	Port 1									
DDA	Port 2 Port 3									
ENC	RIO 1	fe	d c	b a	98	76	54	32	1 0	
	Port 0 Port 1									
RIO 0	Port 2									
RIO 1 DAC	Port 3									
ADC										
Library Version : 4.01						40 MI	Hz			

Figure 2-2.6



- (g) RIO INT. display area (as shown in Figure 2-2.7)
  - $I0 \sim I3$ : number of times of interrupt generated by each of the first 4 inputs of each slave.

Fail: number of times of transmission error interrupt of each set.Status: transmission status. 1 stands for normal transmission, 0 stands for abnormal transmission, and Stop stands for transmission stopped.See also Section 4.7 RIO 0 Main Function Options and Section 4.8 RIO 1 Main Function Options.

💣 EPCIO Test Program for Mult	i Cards : Noname	.set						
		Save A	<u> </u>	⇒☆	Rai	<b>7</b>	$\times$	Quit
EPCIO-6000/6005 Card 💌	DDA ENC	PCL	LIO	RIO Out	. RIO In.	RIO IN	F. ADC	DAC
Card Index : 0 🔹	Interrupt Co	unt 10	11	12	13	Fail		
Setting	RIO 0	0	0	0	0	0		
System Parameter	RIO 1	0	0	0	0	0		
DDA								
ENC		Statu	IS					
PCL	RIO 0	Stop						
LI0	RIUT	Stop						
RIO 0								
RI0 1								
DAC								
ADC								
Library Version : 4.01					4	0 MHz		

Figure 2-2.7





ITRI Industrial Technology Research Institute

💣 EPCIO Test Program for Mult	ti Cards : Noname.set				
		we ds	-⇒ <mark>&amp;</mark> Run	×	Quit
EPCIO-6000/6005 Card 💌	DDA ENC	PCL LIO	RIO Out. RIO In.	RIO INT. ADC	DAC
Card Index : 0 🔹		Input	Comparator	Interrupt Count	
Setting	ADC 0	0.00	0.00	0	
System Parameter	ADC 1	0.00	0.00	0	
DDA	ADC 2	0.00	0.00	0	
	ADC 3	0.00	0.00	0	
ENC	ADC 4	0.00	0.00	0	
PCL	ADC 5	0.00	0.00	0	
LI0	ADC 6	0.00	0.00	0	
RIO 0	ADC 7	0.00	0.00	0	
RI0 1	Converter One	0	Converter Tag	0	
DAC					
ADC					
Library Version : 4.01			4	0 MHz	

Figure 2-2.8



(i) DAC output value display area (as shown in Figure 2-2.9)Software command output value of each DAC channel.See also Section 4.9 DAC Main Function Options.

💣 EPCIO Test Program for Mult	i Cards : Non	ame.set				
		Save As	🔿 🟠	Run	×	Quit
EPCIO-6000/6005 Card 💌	DDA E	NC PCL I	LIO RIO Ou	ıt.   RIO In.   RI	O INT. ADC	DAC
Card Index : 0 🔹			1	DAC	0:0.V	
Setting			1	DAC	1:0.V	
System Parameter			1	DAC	2:0.V	
				DAC	3:0.V	
	,		1	DAC	4:0.V	
ENC			1	DAC	5:0.V	
PCL						
LIO						
RIO 0						
RI0 1						
DAC						
ADC						
Library Version : 4.01				40 M	Hz	

Figure 2-2.9





# **Chapter 3 EPCIO Rapid Testing Program**

### 3.1 Basic Installation

- A. Before installation, turn off the power, including the PC, motors, etc.
- B. Make sure the PC PCI bus expansion slot in use is a complete 16-bit expansion slot.
- C. Insert the EPCIO Series motion control card into the PCI bus, and fix the card in place.
- D. Wire the peripheral circuits (e.g., motors, I/Os, ADCs, etc.) to the EPCIO
   <u>Series motion control card, and fasten</u> the connector to the card with screws.
   (For the wiring of the peripheral circuits, please refer to EPCIO-6000/6005, and EPCIO-4000/4005 User Manuals.)
- E. Make sure the computer, the <u>driven</u> motors<u>, and</u> the I/O modules are properly grounded at the same reference potential to avoid system damage at start-up.
- F. Turn on the computer.
- G. Install and activate the testing program that comes with the card. In the Windows mode, execute Driver Test Tool.exe for PCI-Bus in the directory installed.
- H. Check if EPCIOTest4PCI.exe can be found in the directory where the testing program is.



## 3.2 6-Axis Synchronous Pulse Output Control Test

3.2.1 Hardware wiring (refer to Section 3.1 Basic Installation and the following description). Taking EPCIO-6000/6005 for example, the following diagram (Figure 3-2.1) shows how EPCIO-6000/6005 is connected to a pulse-command servo motor/stepper motor system.



One Axis for Example, the others are the same n=1~6



- PAn+, PAn-, PBn+ and PBn- represent the pulse output signals. They should be connected to P+, P+/, P-, P-/ of the nth MOTOR DRIVER as shown in the diagram. (Please refer to the manual of motor driver.)
- It is recommended that the foregoing four wires are twisted-pair cables to reduce common-mode noise. In addition, as illustrated in the diagram, <u>the</u> <u>cables with a shield twisted-pair</u> isolate <u>signal transmission from</u> external <u>electromagnetic</u> interference.
- Connect one side of each <u>shielded twisted-pair cable</u> to the frame of the SCSI II 100-pin <u>connector</u> of EPCIO-6000/6005 and the other side to the motor driver's ground. Make sure both the PC and the servo driver are grounded. (Note: The frame of the SCSI II 100-pin <u>connector</u> is connected to the PC <u>chassis</u>, and generally the PC <u>chassis</u> is connected to ground.)
- Important---A ground wire must be connected between GND of the servo driver and AGND of EPCIO-6000/6005. (This is very important because failure to do so may result in serious damage.)



#### 3.2.2 Testing

- A. Start the computer and run the testing program.
- B. Set DDA pulse width
  - → Make sure of the minimum pulse widths required by the pulse-command motor drivers, and assign them to the motion control card. (Select a proper value in each "Pulse Width" field in the DDA Setting window, and then click OK.)
- C. Set DDA pulse format
  - →Make sure of the pulse input formats of the pulse-command motor drivers, and assign them to the motion control card. (Select a proper pulse format in each "Format" field in the DDA Setting window, and then click OK.)
- D. Set ENC input control
  - → Make sure of the motor encoder feedback pulse formats of the pulse-command motor drivers, and assign them to the motion control card. (In the ENC Input Control Setting window, select a proper pulse format for each axis, and then click OK.) (If the A/B phase format is used, you can also input the multiplication rate.)
- E. Make sure the Emergency Stop input of the motion control card is disabled (Refer to EPCIO-4000/4005, and EPCIO-6000/6005 User Manuals).
- F. Turn on the motor drivers (SERVO ON).



G. Set pulse commands

→Open the DDA Setting window, and set the pulse commands in the following manner of Figure 3-2.2:

DDA Setting			
DDA Time : 10	Min. Stock : 30	🔽 Cycle Interrupt	☑ Start Engine
Format : P/D	Pulse Width : 40	🔽 Output	Stock Insufficiency Interrupt
Pulse : 10	Times : 10	Repeat : 10	□ Reverse
Channel 1 Format : P/D	Pulse Width : 40	🔽 Output	Stock Insufficiency Interrupt
Pulse : 10	Times : 10	Repeat : 10	☐ Reverse
Channel 2	Dulas Mitalle 10		
	Pulse width : 40	i∞ Output	Stock insunciency interrupt
Pulse : 10	Times: 10	Repeat : 10	Reverse
Channel 3 Format : P/D	Pulse Width : 40	🔽 Output	Stock Insufficiency Interrupt
Pulse : 10	Times : 10	Repeat : 10	Reverse
Channel 4			
Format : P/D 💽	Pulse Width : 40	Output	Stock Insufficiency Interrupt
Pulse : 10	Times: 10	Repeat : 10	Reverse
Channel 5			
Format : P/D 🔹	Pulse Width : 40	Output	Stock Insufficiency Interrupt
Pulse : 10	Times : 10	Repeat : 10	☐ Reverse
Advanced Setting		C	ancel OK

Figure 3-2.2

- While setting the values in the "Pulse" fields, bear in mind that the smaller the Pulse value, the lower the motor speed.
- By setting Pulse=X, Timer=Y, Repeat=Z, and leaving Backward unchecked, it means that the software will send out Z loops, that each loop includes Y DDA commands, and that each DDA command requires X pulses to be sent out. Therefore, when output from the DDA engine is completed, a total of X times Y times Z pulses will have been output.
- While the above process is in operation, the "Target" field in the DDA status display area (as shown in Figure 3-2.3) shows (X×Y) commands, and the "Counter" field shows the current counter value. The counter value will eventually be (X×Y×Z) pulses.

In Figure 3-2.3, Pulse=10, Times=10, Repeat=10, and Backward is



unchecked, so during operation, the "Target" field will show  $(10 \times 10 = 100)$  commands while the "Counter" field shows the current counter value.

The counter value will eventually be  $(10 \times 10 \times 10 = 1000)$  pulses.

- With Pulse=X, Timer=Y, Repeat=Z, and Backward checked, the software will send out Z loops, in which the first loop includes Y DDA commands each requiring X pulses (forward rotation) to be sent out, the second loop includes Y DDA commands each requiring -X pulses (with representing backward rotation) to be sent out, the third loop includes Y DDA commands each requiring X pulses (forward rotation) to be sent out, the fourth loop includes Y DDA commands each requiring -X pulses (with representing backward rotation) to be sent out, the fourth loop includes Y DDA commands each requiring -X pulses (with representing backward rotation) to be sent out, and so on. Thus, forward rotation alternates with backward rotation until the last loop is output. When output from the DDA engine is completed, the net number of output pulses will be X times Y times Z (if Z is an odd number) or 0 (if Z is an even number).
- While the above process is in operation, the "Target" field shows (X × Y) commands, and the "Counter" field shows the current counter value. The counter value will eventually be (X × Y × Z) pulses or 0 pulse.

💣 EPCIO Test Program for Multi Cards : Noname.set								
		Save As	→ 🟠	Run	×	Quit		
EPCIO-6000/6005 Card 💌	DDA EN	C PCL L	.10   RIO Ou	t.   RIO In.   RI	O INT. ADC	DAC		
Card Index : 0 🔹		Target	Runr	ning S	itock			
Setting	DDA 0	100	0	0	I			
System Parameter	DDA 1	100	0	0	1			
DDA	DDA 2	100	0	0	l			
	DDA 3	100	0	0	I			
ENC	DDA 4	100	0	0				
PCL	DDA 5	100	0	0				
LIO								
RIO 0								
RIO 1								
DAC								
ADC								
Library Version : 4.01				40 M	Hz			

Figure 3-2.3

#### H. Click Run.

I. Click Stop (*X*) after the test is completed.



# 3.3 Rapid Test on Handwheel Input

**3.3.1** Hardware wiring (refer to Section 3.1 Basic Installation and the following description). Taking EPCIO-6000/6005 for example, the following two diagrams show how EPCIO-6000/6005 is connected to a line driver output handwheel (Figure 3-3.1) and a voltage output handwheel (Figure 3-3.2).



Figure 3-3.2



#### 3.3.2 Testing

- A. Start the computer and run the testing program.
- B. Set ENC input control (as shown in Figure 3-3.3)
  - → In the ENC Input Control Setting window, set the pulse format of the handwheel-input axis to A/B phase, and input the multiplication rate.
- C. Click Run.
- D. Turn the handwheel, and the handwheel input value will be shown in the "Counter" field. For example, turning the handwheel clockwise by one increment is equal to increasing/decreasing by 4 increments (with the multiplication rate being 4), 2 increments (with the multiplication rate being 2), 1 increment (with the multiplication rate being 0).
- E. Click Stop (X) after the test is completed.
- F. Adjust the multiplication rate in the "Multiple" list, and run the test again by observing changes in the "Counter" field while adjusting the handwheel.
  - → In the ENC Input Control Setting window, set the multiplication rate in the "Multiple" list to 1, 2, 4, or 0 (input inhibited).

Input Control Setting									
_ ENC 0	_ ENC 1	_ ENC 2	_ ENC 3	ENC 4	ENC 5				
🗆 Inverse A	🗆 Inverse A	🗆 Inverse A	🗆 Inverse A	🗆 Inverse A	🗆 Inverse A				
🗖 Inverse B	🗆 Inverse B	🗆 Inverse B	🗆 Inverse B	🗆 Inverse B	🗆 Inverse B				
🗖 Inverse C	🗆 Inverse C	🗆 Inverse C	🗆 Inverse C	🗆 Inverse C	🗆 Inverse C				
🗆 Swap AB	🗆 Swap AB	🗆 Swap AB	🗆 Swap AB	🗆 Swap AB	🗆 Swap AB				
A/B ▼	A∕B ▼	A∕B ▼	A∕B ▼	A∕B ▼	A∕B ▼				
Multiple :	Multiple :	Multiple :	Multiple :	Multiple :	Multiple :				
4 🗸	4 •	4 •	4 •	4 🔻	4 🗸				
Cancel OK									

Figure 3-3.3



# 3.4 Rapid Test on 6-Axis Synchronous Closed Loop Control

3.4.1 Hardware wiring (refer to Section 3.1 Basic Installation and the following description). Taking EPCIO-6000 for example, the following diagram (Figure 3-4.1) shows how EPCIO-6000 is connected to a velocity-command servo motor system.





- DACn is the velocity command output of the nth closed loop control module. It must be connected to the  $V_{cmd}$  (Velocity Command) input of the nth servo driver. The signal ground (AGND) of DACn must be connected with the  $V_{cmd}$  ground (GND).
- The motor encoder signals (A/B/Z signals) of the servo driver must be connected back to EPCIO-6000 in differential form (as shown in Figure 3-4.1). It is recommended that the three sets of signal lines A and A/, B and B/, and Z and Z/ are cables with a shielded twisted-pair to reduce common-mode noise. In addition, as shown in Figure 3-4.1, the cables with a shielded twisted-pair isolate signal transmission from external electromagnetic interference.
- Connect one side of <u>each</u> shield<u>ed twisted-pair cable</u> to the frame of the SCSI II 100-pin <u>connector</u> of EPCIO-601 and the other side to the ground of the servo driver. Make sure both the PC and the servo driver are grounded. (Note: The frame of the SCSI II 100-pin <u>connector</u> is connected to the PC <u>chassis</u>, and generally the PC <u>chassis</u> is connected to ground.)
- Important---A ground wire must be connected between the servo driver ground and AGND of EPCIO-6000. (This is very important because failure to do so may result in serious damage.)



#### 3.4.2 Testing

- A. Start the computer and run the testing program.
- B. Make sure the motor drivers' command input format is velocity command  $(-10V \sim 10V)$ .
- C. Set ENC input control
  - → Make sure of the motor encoder feedback formats of the pulse-command motor drivers, and assign them to the motion control card. (In the ENC Input Control Setting window, select a proper pulse format for each axis, and then click OK.) (If the A/B phase format is used, you can also input the multiplication rate.)
- D. Make sure the Emergency Stop input of the motion control card is disabled (Refer to EPCIO-4000/4005, and EPCIO-6000/6005 User Manuals).
- E. Turn on the motor drivers (SERVO ON).



DDA Setting			
DDA Time : 10	Min. Stock : 30	🔽 Cycle Interrupt	☑ Start Engine
Format : P/D	Pulse Width : 40	🔽 Output	Stock Insufficiency Interrupt
Pulse : 10	Times : 10	Repeat : 10	Reverse
Channel 1 —			
Format : P/D 🔹	Pulse Width : 40	🔽 Output	Stock Insufficiency Interrupt
Pulse : 10	Times : 10	Repeat : 10	🗆 Reverse
Channel 2			
Format : P/D 🔹	Pulse Width : 40	🔽 Output	Stock Insufficiency Interrupt
Pulse : 10	Times : 10	Repeat : 10	□ Reverse
Channel 3			
Format : P/D 🔹	Pulse Width : 40	🔽 Output	Stock Insufficiency Interrupt
Pulse : 10	Times : 10	Repeat : 10	Reverse
Channel 4			
Format : P/D 🔹	Pulse Width : 40	🗹 Output	Stock Insufficiency Interrupt
Pulse : 10	Times : 10	Repeat : 10	☐ Reverse
Channel 5			
Format : P/D 🔹	Pulse Width : 40	🔽 Output	Stock Insufficiency Interrupt
Pulse : 10	Times : 10	Repeat : 10	Reverse
Advanced Setting		C	ancel OK

F. Set pulse commands (as shown in Figure 3-4.2)



- →Open the DDA Setting window, and set the pulse commands in the following manner:
- While setting the values in the "Pulse" fields, bear in mind that the smaller the Pulse value, the lower the motor speed.
- By setting Pulse=X, Times=Y, Repeat=Z, and Back=NO, it means that the software will send out Z loops, that each loop includes Y DDA commands, and that each DDA command requires X pulses to be sent out. Therefore, when output from the DDA engine is completed, a total of X times Y times Z pulses will have been output to the closed-loop control module. The motor will eventually be driven to move, under closed loop control, by (X×Y×Z) pulses.
- While the above process is in operation, the "Target" field in the DDA status display area (as shown in Figure 3-4.3) shows (X×Y) commands, and the "Counter" field shows the current counter value. The counter value will eventually be (X×Y×Z) pulses.
- With Pulse=X, Times=Y, Repeat=Z, and Back=YES, the software will



send out Z loops, in which the first loop includes Y DDA commands each requiring X pulses (forward rotation) to be sent out, the second loop includes Y DDA commands each requiring -X pulses (with representing backward rotation) to be sent out, the third loop includes Y DDA commands each requiring X pulses (forward rotation) to be sent out, the fourth loop includes Y DDA commands each requiring -X pulses (with - representing backward rotation) to be sent out, and so on. Thus, forward rotation alternates with backward rotation until the last loop is output. When output from the DDA engine to the closed loop control module is completed, the net number of output pulses (which corresponds to the net displacement of the motor) will be X times Y times Z (if Z is an odd number) or 0 (if Z is an even number).

💣 EPCIO Test Program for Mul	ti Cards : Noname	elset			
		Save As		Ran 🗡	Quit
EPCIO-6000/6005 Card 🔻	DDA ENC	PCL LIO	RIO Out.	RIO In. RIO INT. AD	C DAC
Card Index : 0 🔹		Target	Running	Stock	
Setting	DDA 0	100	0	0	
System Parameter	DDA 1	100	0	0	
	DDA 2	100	0	0	
	DDA 3	100	0	0	
ENC	DDA 4	100	0	0	
PCL	DDA 5	100	0	0	
LI0		100	Ū	Ū	
RIO 0					
RIO 1					
DAC					
ADC					
Library Version : 4.01				40 MHz	

Figure 3-4.3

- While the above process is in operation, the "Target" field shows (X × Y) commands, and the "Counter" field shows the current counter value. The counter value will eventually be (X × Y × Z) pulses or 0 pulse.
- In Figure 3-4.2, Pulse=10, Times=10, Repeat=10, and Back=yes, so during operation, the "Target" field will show (10 × 10 = 100) commands while the "Counter" field shows the current counter value. The counter value will eventually be 0 pulse (for Repeat=10, an even number).



G. Click Run.

- H. If, after execution of the preset PCL.601 file is completed (the motors have stopped), the final value of a certain axis is not 0, adjust the offset adjustment knob of that axis until the value in the corresponding "Counter" field becomes 0. Thus, the next run will bring the value to  $0 \pm 1$ .
- I. Click Stop (*X*) after the test is completed.



# 3.5 LIO Input and Output Test

- 3.5.1 Hardware wiring (refer to Section 3.1 Basic Installation and the following description). Taking EPCIO-6000/6005 for example, the following diagrams show the LIO input connections (Figure 3-5.1) and LIO output connections (Figure 3-5.2) of EPCIO-6000/6005.
  - The following diagram shows the <u>input of HOME1</u>. The same wiring applies to the other local inputs, too.
  - ① Types of input wiring: Source-input type and sink-input type.
  - When the switch is closed, the photo coupler is activated, and EPCIO-6000/6005 identifies the input at this moment as 0.
  - When the switch is open, the photo coupler is inactivated, and EPCIO-6000/6005 identifies the input at this moment as 1.
  - ◎ The system must provide +24 V DC power



Figure 3-5.1





Figure 3.5-2

- ◎ The above diagram shows the <u>output of</u> SVON1. The same wiring applies to the other local outputs, too.
- ◎When the output signal is 0, the transistor (Darlington stage) is conducted, and the load is power ON.
- Maximum load of each connection is 60 mA. Overload will cause <u>the</u> transistor <u>to</u> burn\_out. It is prohibited to directly connect a 24V power supply to the output point in no-load conditions.
- Since a relay itself as the load has a diode to protect against transient over-voltage, it does not need to connect with an external surge-absorbing diode.



#### 3.5.2 Testing

- A. Start the computer and run the testing program.
- B. Set output value (as shown in Figure 3-5.3)

→Make a selection in the LIO Output Value section, in which LDO 15-0 are set as inputs and therefore should not be selected for output value setting. Then fill the Bit 27-16 fields with a duodecimal value, whose least significant binary bit is the value of LDO16.

C. Click Run.

٢	Output Value -						
		LD0 4	□ LDO 8	🗆 LDO 12	🗆 LDO 16	🗆 LDO 20	🗆 LDO 24
	🗆 LDO 1	🗆 LDO 5	🗆 LDO 9	🗆 LDO 13	🗆 LDO 17	🗆 LDO 21	🗆 LDO 25
	🗆 LDO 2	🗆 LDO 6	🗆 LDO 10	🗆 LDO 14	🗆 LDO 18	🗆 LDO 22	🗆 LDO 26
	🗆 LDO 3	🗆 LD0 7	🗆 LDO 11	🗆 LDO 15	🗆 LDO 19	🗆 LDO 23	🗆 LDO 27
	🗆 Output	C Output	C Output	C Output	🔽 Output	🔽 Output	Output

Figure 3.5-3



# 3.6 **RIO Input and Output Test**

3.6.1 Hardware wiring (refer to Section 3.1 Basic Installation and the following description). Taking EPCIO-6000/6005 for example, Figure 3-6.1 shows how EPCIO-6000/6005 is connected with the RIO sockets of two EDIO-S00X.



Figure 3-6.1



#### 3.6.2 Testing

- A. Start the computer and run the testing program.
- B. Click Run.
- C. Observe the "RIO In." fields (Figure 3-6.2) and the "RIO Out." fields (Figure 3-6.3). The values in the "RIO Out." fields will be output to and displayed on the corresponding EDIO-S00X modules in a sequential and cyclic manner (i.e., each port in the "RIO Out." display area will have a √ mark displayed as on the corresponding module), and each input from the EDIO-S00X modules will be displayed by a √ mark in the corresponding "RIO In." field (for the corresponding relationships, please refer to EPCIO-6000/6005 User Manuals).

🔗 EPCIO Test Program for Multi Cards : Noname.set																			
		1	lave	As	-		<b>⇒</b> f			R	-			7	ς		6	20	it
EPCIO-6000/6005 Card 💌	DDA	ENC	PCL		LIO		RI	0.0	ut.	RIC	) In.	RI	0 11	NT.	AD	с	D	٩C	
Card Index : 0 🔹	RIOO		f	e	d	C	b	а	9	8	7	6	5	4	3	2	1	0	
System Parameter	Port U Port 1																		_
DDA	Port 2																		
ENC	Port 3 RIO 1		f	е	d	с	Ь	а	9	8	7	6	5	4	3	2	1	0	
PCL	Port 0					_													
	Port 1																		_
RIO 1	Port 2 Port 3																		_
DAC																			_
ADC																			
Library Version : 4.01											4	ы	Ηz						

Figure 3-6.2



Figure 3-6.3



# 3.7 ADC Input Test

3.7.1 Hardware wiring (refer to Section 3.1 Basic Installation and the following description). Taking EPCIO-6000 for example, Figure 3-7.1 shows the ADC input connections of EPCIO-6000.



Figure 3-7.1



#### 3.7.2 Testing

- A. Start the computer and run the testing program.
- B. If the range of input voltage is  $-10V \sim 10V$ , please set the EPCIO motion control card to the bipolar mode. If the range of input voltage is  $0V \sim 20V$ , please set the EPCIO motion control card to the unipolar mode
- C. Set ADC

Select the bi/unipolar mode in accordance with hardware (circuit board) setting.

 $\rightarrow$  Set bi/unipolar in the ADC Setting window (as shown in Figure 3-7.2).

ADC Setting	
ADC 0 Preload : 0 Trig. Control : None  Bipolor  Enable	Mode Setting Mode :
ADC 1 Preload : 0 Trig. Control : None Bipolor F Enable	Compare Mask : No Mask
ADC 2       Preload : 0       Trig. Control : None       Bipolor       ✓ Enable	Select Single :
Preload : 0 Trig. Control : None Bipolor F Enable	Select Tag : 0
Preload : 0 Trig. Control : None  Bipolor  Enable	Trigger
Preload : 0 Trig. Control : None  Bipolor  Enable	Tag Finish
Preload : 0 Trig. Control : None  Bipolor  Enable	Clock Divider : 50
Preload : 0 Trig. Control : None  Bipolor  Enable Cancel	Enable ADC

Figure 3-7.2



#### D. Click Run.

Observe the input voltage values in the "ADC" fields (as shown in Figure 3-7.3).

💣 EPCIO Test Pi	rogram for Mult	i Cards : Noname	.set				
			Save As	📥 📥	Run	×	Quit
EPCIO-6000/6	005 Card 💌	DDA ENC	PCL LI	0 RIO Out	.   RIO In.   RI	O INT. ADC	DAC
Card Index :			Input	Comp	arator Ir	nterrupt Count	
Setting		ADC 0	0.00	0.00	0		
System Pa	rameter	ADC 1	0.00	0.00	0		
DDA	·	ADC 2	0.00	0.00	0		
ENC		ADC 3	0.00	0.00	0		
		ADC 4	0.00	0.00	0		
		ADC 5	0.00	0.00	0		
LIO		ADC 6	0.00	0.00	0		
RIO	0	ADC 7	0.00	0.00	0		
RIO	1	Converter O	ne O	Conv	erter Tag 🛛 0		
DAC	:						
ADC							
Library Versio	n : 4.01				40 MI	Hz	
, , , , , , , , , , , , , , , , , , , ,		1					

Figure 3-7.3



# 3.8 DAC Output Test

3.8.1 Hardware wiring (refer to Section 3.1 Basic Installation and the following description). Taking EPCIO-6000 for example, Figure 3-8.1 shows the ADC input connections of EPCIO-6000.



Figure 3-8.1

DACn is the nth voltage output and must be connected to a load greater than 2k ohms. The voltage output can be measured with a voltmeter connected across the load.



#### 3.8.2 Testing

- A. Start the computer and run the testing program.
- B. Make sure the Emergency Stop input of the motion control card is disabled (refer to EPCIO-6000/6005 User Manuals).
- C. Click *Run*. After the test is completed, measure the output voltage of each DAC channel.
- D. Click Stop (X).
- E. Adjust the offset adjustment knob of each axis of the motion control card until the output measurement of each axis is 0. The adjustment is made in the following manner:
- F. Set DAC output value
  - ➔ In the DAC display area (as shown in Figure 3-8.2), adjust the value of each DAC channel to 0V.

💣 EPCIO Test Program for Mult	i Cards : Noname	set				
		Save As	🔿 🟠	Run	×	Quit
EPCIO-6000/6005 Card 💌	DDA ENC	PCL L	10   RIO Ou	ıt.   RIO In.   R	IO INT. ADC	DAC
Card Index : 0		I	1	DAC	0:0.V	
System Parameter	, ,		1 1	DAC	2:0.V	
DDA			1	DAC	3:0.V	
ENC			i	DAC	: 4 : 0.V : 5 : 0.V	
PCL						
RI0 1						
DAC						
ADC						
Library Version : 4.01	]			40 M	Hz	

Figure 3-8.2

- G. Click Run. Then adjust the DAC offset adjustment knob according to the voltage measurements until the measurements become 0.
- H. Change the output value setting and output.
  - → Set DAC output value. (In the DAC display area, adjust the output voltage of each DAC channel to 5V.)

![](_page_36_Picture_0.jpeg)

# **Chapter 4 Parameter Settings and Function Descriptions**

# **4.1 Main Function Options** (refer to Figure 4-1.1)

(	(1) New (	.): open a r	new file.								
(	(2) Open ( 🛛 🧊	): open an	existing file	e.							
(	(3) Save (): save the current parameter(s) into the opened										
config	guration file.										
(	(4) Save as ( Save the current parameter(s) into a new file.										
(	(5) Go Home (	): retu	rn home.								
(	(6) Run (): execute the EPCIO testing program.										
(	(7) Stop ( ): stop the EPCIO testing program.										
(	(8) Exit ( <b>Quit</b>	): exit the	EPCIO test	ing prog	cam.						
4	🗳 EPCIO Test Program for Mult	i Cards : Noname.	set								
			ave As	• 🔿 🚰 📗	Run	$\times$	Quit				
	EPCIO-6000/6005 Card 💌	DDA ENC	PCL LIO	RIO Out.	RIO In. RIO IN	IT. ADC	DAC				
	Card Index : 0 🔹		Target	Runnin	g Stock	٤					
	Suctem Parameter	DDA 0	100	0	0						
		DDA 1	100	0	0						
	DDA		100	0	U						
	ENC	DDA 3	100	0	0						
	PCL	DDA 5	100	0	0						
	LI0										
	RIO 0										
	RIO 1										
	DAC										
	ADC										
	Library Version : 4.01	1			40 MHz						

Figure 4-1.1

![](_page_37_Picture_0.jpeg)

# 4.2 System Parameter Function Options

(1) Card index setting (as shown in Figure 4-1.2)

The motion control card index ranges from 0 to 3.

System Paramter Setting		×
Card Index :	•	
	0	
IRQ No. :		
Base Address :	3	
Wait State :	8 💌	
Interrunt Period :	10	
System Clock :	40 MHz	
Cancel	ОК	
		_

Figure 4-1.2

![](_page_38_Picture_0.jpeg)

## 4.3 DDA Main Function Options

- (1) Set DDA time (as shown in Figure 4-3.1)This is to set the DDA time.
- (2) Set minimum FIFO stock

This is to set the minimum number of commands stored in the DDA FIFO. If used in combination with the interrupt setting, an interrupt signal will be sent out when the number of commands stored in the DDA FIFO becomes smaller than the minimum stock.

(3) Set DDA start/stop (as shown in Figure 4-3.1)

This is to enable/disable pulse output from the DDA of each axis. To enable the output function of a certain DDA channel, the "Output" box of that channel (axis) must be checked. If the "Output" box of any axis has been checked, the Start Engine box must also be checked.

If the "Start Engine" box is not checked, DDA output from all the axes will be disabled, whether the "Output" box of any axis has been checked or not.

(1) DDA time	(2) Set minimum FIFO stack	]	Enable DDA
DDA Setting			
DDA Time : 10	Min. Stock : 30	Cycle Interrupt	I Start Engine
Format : P/D	Pulse Width : 40	🔽 Output	Stock Insufficiency Interrupt
Pulse : 10	Times : 10	Repeat : 10	☐ Reverse
Channel 1 Format : P/D	Pulse Width : 40	✓ Output	Stock Insufficiency Interrupt
Pulse : 10	Times : 10	Repeat : 10	☐ Reverse
Channel 2 Format : P/D	Pulse Width : 40	🔽 Output	Stock Insufficiency Interrupt
Pulse : 10	Times : 10	Repeat: 10	Reverse
Channel 3 Format : P/D	Pulse Width : 40	🔽 Output	Stock Insufficiency Interrupt
Pulse : 10	Times : 10	Repeat: 10	Reverse
Channel 4 Format : P/D	Pulse Width : 40	🔽 Output	Stock Insufficiency Interrupt
Pulse : 10	Times : 10	Repeat: 10	Reverse
Channel 5 Format : P/D	Pulse Width : 40		Stock Insufficiency Interrupt
Pulse : 10	Times : 10	Repeat : 10	☐ Reverse
Advanced Setting	·····		Cancel OK
	/		

Enable each axis individually

Figure 4-3.1

![](_page_39_Picture_1.jpeg)

(4) Set DDA pulse format (as shown in Figure 4-3.2)

The DDA can be set with different pulse output formats, including Pulse/Direction, CW/CCW, A/B, and input inhibit. In addition, Advanced Setting can be selected in order to swap or invert the A, B phases of output pulses.

Inverse A: to invert the phase of signal A.

Inverse B: to invert the phase of signal B.

Swap AB: to swap signals A and B.

Advanced Setting					
_ DDA 0	_ DDA 1	_ DDA 2	_ DDA 3	_ DDA 4	_ DDA 5
🗆 Inverse A	🗆 Inverse A	🗆 Inverse A	🗆 Inverse A	🗆 Inverse A	🗆 Inverse A
🗆 Inverse B	🗆 Inverse B	🗆 Inverse B	🗆 Inverse B	🗆 Inverse B	🗆 Inverse B
🗖 Swap AB	🗆 Swap AB	🗆 Swap AB	🗆 Swap AB	🗆 Swap AB	🗆 Swap AB
			Canc	el	ОК

Figure 4-3.2

#### (5) Set DDA pulse width

When the DDA pulse output format is set to Pulse/Direction or CW/CCW, pulse width can be programmed via a software setting (as shown in Figure 4-3.3) as follows. When the DDA pulse width setting is N, DDA pulse width can be determined by equation (3)

$$DDA Pulse Width = N \times System Clock$$
(3)

The setting should be made according to driver requirements. Figure 4-3.4 shows the output waveform.

![](_page_39_Figure_13.jpeg)

![](_page_40_Picture_0.jpeg)

(5) Set DDA pulse width	(6) Set DE	OA pulse command	(7) Set interruption control word
DDA Setting			
DDA Time : 10	Vin. Stock : 30	Cycle Interrupt	☑ Start Engine
Format : P/D • Pu	Ise Width : 40	✓ Output	Stock Insufficiency Interrupt
Pulse : 10	Times : 10	Repeat : 10	Reverse
Channel 1 Format : P/D  Pu	Ise Width : 40	🔽 Output	Stock Insufficiency Interrupt
Pulse : 10	Times : 10	Repeat : 10	☐ Reverse
Channel 2 Format : P/D ▼ Pu	Ise Width : 40	🔽 Output	Stock Insufficiency Interrupt
Pulse : 10	Times : 10	Repeat : 10	☐ Reverse
Channel 3 Format : P/D V Pu	Ise Width 🖌 40	🔽 Output	Stock Insufficiency Interrupt
Pulse: 10	Times: 10	Repeat : 10	□ Reverse
Channel 4 Format : P/D	Ise Width : 40	🔽 Output	Stock Insufficiency Interrupt
Pulse : 10	Times : 10	Repeat : 10	☐ Reverse
Channel 5 Format : P/D <b>v</b> Pu	lse Width : 40	🔽 Output	Stock Insufficiency Interrupt
Pulse : 10	Times : 10	Repeat : 10	Reverse
Advanced Setting		Ca	ancel OK

Figure 4-3.3

(6) Set DDA pulse command (as shown in Figure 4-3.3)

Pulse: the number of pulses to be sent out by each command.

Times: the number of commands.

Repeat: the number of times of repetition.

Back: whether or not backward rotation is desired.

(7) Set interruption control word

If the "Stock Insufficiency Interrupt" box of DDA channel X is checked, the corresponding axis will send out an interrupt signal to the CPU when the commands in the FIFO are reduced, by being consumed, to less than the minimum stock setting.

If the "Cycle Interrupt" box is checked, the corresponding axis/axes will send out an interrupt signal to the CPU upon consumption of each command.

![](_page_41_Picture_0.jpeg)

# 4.4 ENC Main Function Options

(1) Set encoder counter input control word (as shown in Figure 4-4.1)

Inverse A: to invert the phase of signal A.

Inverse B: to invert the phase of signal B.

Inverse C: to invert the phase of signal C.

Swap AB: to swap signals A and B.

Type: to set the input signals to the A/B type, the CW/CCW type, the

Pulse/Direction type, or none.

Multiple: to set the decoding multiplier when Type is set to A/B.

Input Control Setting								
_ ENC 0	_ ENC 1	_ ENC 2	ENC 3	ENC 4	ENC 5			
🗆 Inverse A	🗆 Inverse A	🗆 Inverse A	🗖 Inverse A	🗆 Inverse A	🗆 Inverse A			
🗆 Inverse B	🗆 Inverse B	🗆 Inverse B	🗆 Inverse B	🗆 Inverse B	🗆 Inverse B			
🗆 Inverse C	🗆 Inverse C	🗆 Inverse C	🗖 Inverse C	🗆 Inverse C	🗆 Inverse C			
🗆 Swap AB	🗆 Swap AB	🗆 Swap AB	🗆 Swap AB	🗆 Swap AB	🗆 Swap AB			
A/B -	A/B ▼	A/B ▼	A∕B ▼	A/B ▼	A∕B ▼			
A/B CW/CCW	Multiple :							
P/D	4 •	4 •	4 🔻	4 🔻	4 🔹			
None								
			(	Cancel	ОК			

Figure 4-4.1

![](_page_42_Picture_0.jpeg)

(2) Set index latch (as shown in Figure 4-4.2)

The index signal of any encoder channel can be used to trigger the encoder counter latch of another encoder channel. Index  $0 \sim$  Index 5 represent the index signals of encoder counter channels  $0 \sim 5$  respectively. The trigger mode can be set to single or continuous trigger. (For the setting method, please refer to the following section (3).)

![](_page_42_Figure_4.jpeg)

Figure 4-4.2

(3) Set general index latch (as shown in Figure 4-4.3)

Apart from being triggered by an index signal, the encoder counter latch can be triggered by a LIO input, a RIO input, or an ADC comparator, if so set. In the following figure,

LIO  $0 \sim$  LIO 1: the 0th and the 1st LIO inputs can be set as the trigger source. RIO  $0 \sim$  RIO 1: the 0th and the 1st inputs of slave 0 of RIO set 0 can be set as the trigger source.

ADC  $0 \sim$  ADC 1: comparator interrupts based on the 0th and the 1st ADC inputs can be set as the trigger source.

Trig. Repeat: If this box is checked, the trigger mode is set to the continuous trigger; otherwise, it is the single trigger.

![](_page_43_Picture_0.jpeg)

G	General Latch Setting							
	_ ENC 0	ENC 1	_ ENC 2	_ENC 3	_ ENC 4	ENC 5		
		🗆 LIO 0	🗆 LIO 0		🗆 LIO 0	🗆 LIO 0		
	🗆 LIO 1	🗆 LIO 1	🗆 LIO 1	🗆 LIO 1	🗆 LIO 1	🗆 LIO 1		
	🗆 RIO 0	🗆 RIO 0	🗆 RIO 0	E RIO 0	🗆 RIO 0	🗆 RIO 0		
	🗆 RIO 1	🗆 RIO 1	🗖 RIO 1	🗆 RIO 1	🗖 RIO 1	🗖 RIO 1		
	T ADC 0	T ADC 0	T ADC 0	T ADC 0	T ADC 0	T ADC 0		
	T ADC 1	T ADC 1	T ADC 1	F ADC 1	T ADC 1	T ADC 1		
	🔽 Repeat Trig.	💌 Repeat Trig.	💌 Repeat Trig.	🔽 Repeat Trig.	💌 Repeat Trig.	🔽 Repeat Trig.		
	Cancel OK							

![](_page_43_Figure_3.jpeg)

(4) Set encoder counter compared value (as shown in Figure 4-4.4)

To set the comparison value of the encoder counter, select Other Setting. If used in combination with the comparator setting and the interrupt index setting, an interrupt signal will be sent to the CPU when the value of the encounter counter reaches this value. Besides, the interrupt signal can be used to trigger automatic loading of DAC output. Please refer to Sections 4.9(2) and 4.9(3).

(5) Set encoder counter interruption (as shown in Figure 4-4.4)

Comparator: to set the comparator interrupt function. CPU interruption takes place when the encoder input value is equal to the comparison value. Besides, the interrupt signal can be used to trigger the DAC preload function. (Please refer to Sections 4.4(4), 4.9(2), and 4.9(3).)

Interrupt Index: to set the index interrupt function of ENC 0  $\sim$  ENC 5 individually.

Other Setting								
ENC 0	ENC 1	ENC 2	ENC 3	ENC 4	ENC 5			
Compared Value :	Compared Value :	Compared Value :	Compared Value :	Compared Value :	Compared Value :			
0	0	0	0	0	0			
Comparator	Comparator	Comparator	Comparator	Comparator	Comparator			
🔽 Index Trigger	🔽 Index Trigger	🔽 Index Trigger	🔽 Index Trigger	🔽 Index Trigger	🔽 Index Trigger			
🔽 Clear Counter	🗹 Clear Counter	🔽 Clear Counter	🔽 Clear Counter	🗹 Clear Counter	🔽 Clear Counter			
Cother Parameters								
Sa	mpling Clock Divide	r: 100	🔽 Enab	le Input				
				Cancel	0К			

Figure 4-4.4

![](_page_44_Picture_1.jpeg)

(6) Clear encoder counter (as shown in Figure 4-4.4)

This is to clear the counter value of the selected encoder channel(s). Once an encoder channel is selected, the counter value of that encoder channel will be cleared upon program execution. The Clear Encoder Counter function is disabled at boot-up. Please check the "Clear Counter" box when the program is run for the first time.

(7) Set encoder sampling clock divider (as shown in Figure 4-4.4)The encoder is a digital filter. When the Sampling Clock Divider setting is N, the sampling rate of the encoder can be determined by Equation (4)

Period of Sampling Rate = 
$$(N+1)$$
 / System Clock (4)

An input signal must be High in three consecutive samples to be considered as High by the system. Therefore, the valid pulse width can be determined by equation (5)

*Valid Pulse Width* = 
$$3 \times Period of Sampling Rate$$
 (5)

Assume System Clock is 40 MHz and Clock Divider is set to 10. Then the pulse width of the input signal must at least be greater than 1.68µs, or the input signal will be filtered out by the digital filter.

*Valid Pulse Width* = 
$$3 \times (10+1) / 40MHz = 1.68\mu s$$

(8) Set encoder start/stop (as shown in Figure 4.4-4)

This is to enable/disable the encoder counting function. If it is desired to enable any encoder channel, the "Enable Input" box must be checked.

![](_page_45_Picture_0.jpeg)

# 4.5 PCL Main Function Options

(1) Set closed loop gain (as shown in Figure 4.5-1)

The closed loop gain setting has two parameters: the proportional gain and the scaling gain.

M Gain is the proportional gain. Note: This value should be set to a positive value. A negative value may result in positive feedback.

S Gain is the scaling gain. A positive value means multiplying by a multiple of 2; a negative value means dividing by a multiple of 2.

(1) Set closed loop	gain	
CL Setting		
PCL 0 M Gain : 100	S Gain : -1	
Clear Error	🔽 Enable Overflow Trigger	Enable Error Counter
PCL 1 M Gain : 100	S Gain : -1	
🔽 Clear Error	🔽 Enable Overflow Trigger	Enable Error Counter
PCL 2 M Gain : 100	S Gain : -1	
🔽 Clear Error	🔽 Enable Overflow Interrupt	Enable Error Counter
-PCL 3 M Gain : 100	S Gain : -1	
🔽 Clear Error	🔽 Enable Overflow Trigger	Enable Error Counter
-PCL 4 M Gain : 100	S Gain : -1	
Clear Error	🔽 Enable Overflow Trigger	Enable Error Counter
-PCL 5 M Gain : 100	S Gain : -1	5
Clear Error	✓ Enable Overflow Trigger	Enable Error Counter
Enable PCL	Cancel	ОК
(2) Set error count overflow interrupt	er Figure 4-5.1	

![](_page_46_Picture_0.jpeg)

(2) Set overflow interrupt (as shown in Figure 4-5.1)

If the "Enable Interrupt" box is checked, an interrupt signal will be sent to the CPU when the error counter overflows.

(3) Set error counter clear (as shown in Figure 4-5.1)

This is to clear the error counter value(s) of the specified axis (or axes) and terminate the error counter overflow status. This setting will clear the error counter value(s) of the specified axis (or axes) upon program execution.

(4) Set closed loop enable (as shown in Figure 4-5.1)

This is to enable PCL control of each individual axis. When PCL control of a certain axis is desired, the "Enable PCL X" box of that axis must be checked. If the "Enable PCL X" box of any axis has been checked, the "Enable PCL" box must also be checked in order for PCL control to take effect. If the "Enable PCL" box is not checked, PCL control will be disabled, whether the "Enable PCL X" box of any axis has been checked or not.

To use the PCL hardware closed loop function, it is required to also set the DDA, ENC, and DAC functions. For the details of parameter settings, please refer to Sections 4.3, 4.4, and 4.6.

(5) Set enable error counter (as shown in Figure 4-5.1)If the "Enable Error Counter" box is checked, an interrupt signal will be sent to the CPU when the error counter overflows.

![](_page_47_Picture_0.jpeg)

# **4.6 LIO Function Options**

(1) Set local digital output (as shown in Figure 4-6.1)

This is to set the output statuses of the local I/O connections. The local I/O connections can be grouped into groups of four and programmed for input or output via a software setting. All the local I/O connections are programmed for input at boot-up. LD 27  $\sim$  LD 0 are the 27th to the 0th outputs respectively.

(2) Set local digital output enable (as shown in Figure 4-6.1)

This is to enable/disable output from the local I/O connections. To enable output, please check the "Output" box(es) and wire the hardware modules accordingly. When output is enabled, the output status(es) can be read back via software.

_	- Output Value								
	output raiuc								
			1						
	□ LDO 0	🗆 LDO 4	🗆 LDO 8	🗆 LDO 12	🗆 LDO 16	🗆 LDO 20	🗖 LDO 24		
	🗆 LDO 1	🗆 LDO 5	🗆 LDO 9	🗆 LDO 13	🗆 LDO 17	🗆 LDO 21	🗆 LDO 25		
	🗆 LDO 2	🗆 LDO 6	🗖 LDO 10	🗆 LDO 14	🗆 LDO 18	🗆 LDO 22	🗆 LDO 26		
	🗆 LDO 3	🗆 LD0 7	🗆 LDO 11	🗆 LDO 15	🗆 LDO 19	🗆 LDO 23	🗆 LDO 27		
	- Output	🗆 Output	🗆 Output	🗆 Output	🗹 Output	🔽 Output	0utput		

Figure 4-6.1

Local Digital Output Enable

![](_page_48_Picture_0.jpeg)

(3) Set watchdog control (as shown in Figure 4-6.2)

When the watchdog timer value is set to W, the watchdog timer's time can be determined by Equation (6)

$$Period of Watchdog Timer = W \times Period of Interval Timer$$
(6)

Once the watchdog timer is enabled, the user must clear the watchdog timer before watchdog timeout; otherwise, a Reset signal will be output upon watchdog timeout to restore all the hardware to its initial state. The Reset duration is pre-programmable and can be determined by equation (7)

$$Reset Duration = Timer / System Clock$$
(7)

This testing program can simulate watchdog timeout as follows. When Refresh Times is set to R, the testing program will clear the watchdog timer R times at a fixed interval equal to the Period of Interval Timer. When Refresh Times is set to 0, the program will refresh the watchdog timer continuously. To use the watchdog timer function, please check the "Enable" box.

Watch Dog			
Timer: 0	ms Reset: 0	Refresh Times : 0	🗆 Enable

#### Figure 4-6.2

![](_page_49_Picture_0.jpeg)

(4) Set trigger control (as shown in Figure 4-6.3)

The local input connections can be programmed for trigger. In Figure 4-6.3, LDI  $0 \sim$  LDI 7 are programmed as the 0th to the 7th inputs respectively while DFI  $0 \sim$  DFI 6 are the 0th to the 6th double-function inputs respectively. The interrupt trigger mode can be set to rising edge trigger (Rise), falling edge trigger (Fall), or level change trigger (Both).

١	-Trigger——							
	LDI 0 :	LDI1:	LDI 2 :	LDI 3 :	LDI 4 :	LDI 5 :	LDI 6 :	LDI 7 :
	None 🔻	None 💌	None 🔻					
	DFI 0 :	None	DFI 2 :	DFI 3 :	DFI 4 :	DFI 5 :	DFI 6 :	
	None 🔻	Fall	None 🔻					
l		Both						

Figure 4-6.3

(5) Set timer value (as shown in Figure 4-6.4)

This is to set the timer's time, which can be determined by equation (8)

$$Period of Interval Timer = Timer / System Clock$$
(8)

When setting the timer, it is required that the interrupt function is also enabled so that the hardware will trigger an interrupt at a fixed time, which is used as the time base (please refer to the interrupt setting and start/stop setting). In addition, whether or not the interrupt function is enabled, the timer's time setting (the time base) will be used to trigger the watchdog timer (please refer to the watchdog setting).

To set the Interval Timer interrupt function, please check the "Enable Timer" box.

![](_page_49_Picture_11.jpeg)

#### Figure 4-6.4

![](_page_50_Picture_0.jpeg)

# 4.7 **RIO 0 Main Function Options**

(1) Set remote I/O output value (as shown in Figure 4-7.1)

The EPCIO ASIC can be connected with 2 parallel remote I/O sets, and each set can be serially connected with 3 slaves, or remote serial I/O modules (for EDIO-S00X), each remote serial I/O module having 64 inputs and 64 outputs. Therefore, in terms of expansion, a maximum of 384 input connections and 384 output connections can be provided.

Select the desired output connections, and they will be shown on EDIO-S00X.

![](_page_50_Figure_6.jpeg)

Figure 4-7.1

![](_page_51_Picture_0.jpeg)

(2) Set remote I/O clock divider (as shown in Figure 4-7.2)

This is to set the transmission clock of the remote serial I/O module(s). In Figure 4-7.2, RIO 0 Clock Divider is the transmission clock divider of RIO set 0. When Clock Divider is set to N, the transmission clock can be determined by the following equation:

Transmission Clock: SCLK = System Clock / 
$$2(N+1)$$
 ( $0 \le N \le 255$ ) (8)

When a remote I/O set is connected with M remote serial I/O modules, the time required for data update is approximately:

Data Update Time: 
$$100 \times M \times SCLK$$
  $(1 \le M \le 3)$  (9)

![](_page_51_Figure_7.jpeg)

Figure 4-7.2

(3) Set remote I/O interrupt control (as shown in Figure 4-7.2)

Each remote serial I/O module has 4 inputs which can be programmed for interrupt. The interrupt trigger mode can be rising edge trigger (Rise), falling edge trigger (Fall), or level change trigger (Both). In Figure 4-7.2, INT  $0 \sim$  INT 3 are the 0th to the 3rd inputs respectively.

![](_page_52_Picture_1.jpeg)

- (4) Set remote I/O maximum transmission error (as shown in Figure 4-7.3) This is to set the maximum number of times of data retransmission that is allowed when a remote I/O data transmission error occurs. If the value is set to 0, the system will automatically retransmit for up to 16 times when an error occurs.
- (5) Set remote I/O transmission error interrupt (as shown in Figure 4-7.3) This can be so set that, if an error occurs during data transmission by the remote I/O, an interrupt will be triggered so that the hardware automatically stops data transmission. The number of times of retransmission can be set as needed. Please refer to Section 4.7(4) for the maximum transmission error setting.

![](_page_52_Figure_4.jpeg)

![](_page_52_Figure_5.jpeg)

(6) Set remote I/O enable status (as shown in Figure 4-7.3)

This is to enable or disable transmission of remote I/O set 0. Check the "Enable RIO 0" box when it is desired to enable remote serial I/O set 0. When the system is connected with only one remote serial I/O module, be sure to enable the corresponding I/O set. An incorrect setting will lead to data transmission/reception error and bring system operation to a halt. This testing program can simulate output in a sequential and cyclic manner. To run the simulation, please use the Free Run mode. The data update time is determined by the time programming of the timer. Please refer to Sections 4.5(4) and 4.5(5).

![](_page_53_Picture_0.jpeg)

# 4.8 **RIO 1 Main Function Options**

(1) Set remote I/O output value (as shown in Figure 4-8.1)

The EPCIO ASIC can be connected with 2 parallel remote I/O sets, and each set can be serially connected with 3 slaves, or remote serial I/O modules (for EDIO-S00X), each remote serial I/O module having 64 inputs and 64 outputs. Therefore, in terms of expansion, a maximum of 384 input connections and 384 output connections can be provided.

Select the desired output connections, and they will be shown on EDIO-S00X.

![](_page_53_Figure_6.jpeg)

Figure 4-8.1

![](_page_54_Picture_0.jpeg)

(2) Set remote I/O clock divider (as shown in Figure 4-8.2)

This is to set the transmission clock of the remote serial I/O module(s). In Figure 4-8.2, RIO 1 Clock Divider is the transmission clock divider of RIO set 1. When Clock Divider is set to N, the transmission clock can be determined by equation (10):

Transmission Clock: 
$$SCLK = System Clock / 2(N+1)$$
  $(0 \le N \le 255)$  (10)

When a remote I/O set is connected with M remote serial I/O modules, the approximate time required for data update can be determined by equation (11): Data Update Time:  $100 \times M \times SCLK \ (l \leq M \leq 3)$  (11)

![](_page_54_Figure_6.jpeg)

Figure 4-8.2

(3)Set Remote I/O trigger control (as shown in Figure 4-8.2)

Each remote serial I/O module has 4 inputs which can be programmed for interrupt. The interrupt trigger mode can be rising edge trigger (Rise), falling edge trigger (Fall), or level change trigger (Both). In Figure 4-8.2, INT 0  $\sim$  INT 3 are the 0th to the 3rd inputs respectively.

![](_page_55_Picture_1.jpeg)

- (4) Set remote I/O maximum transmission error (as shown in Figure 4-8.3) This is to set the maximum number of times of data retransmission that is allowed when a remote I/O data transmission error occurs. If the value is set to 0, the system will automatically retransmit for up to 16 times when an error occurs.
- (5) Set remote I/O transmission error interrupt (as shown in Figure 4-8.3) If an error occurs during data transmission by the remote I/O, an interrupt will be triggered so that the hardware automatically stops data transmission. The number of times of retransmission can be set as needed. Please refer to Section 4.8(4) for the maximum transmission error setting.

![](_page_55_Figure_4.jpeg)

![](_page_55_Figure_5.jpeg)

(6) Set remote I/O enable status (as shown in Figure 4-8.3)

This is to enable or disable transmission of remote I/O set 1. Check the "Enable RIO 1" box when it is desired to enable remote serial I/O set 1. When the system is connected with only one remote serial I/O module, be sure to enable the corresponding I/O set. An incorrect setting will lead to data transmission/reception error and bring system operation to a halt. This testing program can simulate output in a sequential and cyclic manner.

![](_page_56_Picture_0.jpeg)

# **4.9 DAC Main Function Options**

(1) Set DAC output value

The output value of the DAC can be output as a sawtooth wave (as shown in Figure 4-9.1) and be set as shown in Figure 4-9.2. The user can set a fixed voltage output for each axis, and this can be set by adjusting the output voltage value of each axis with a mouse.

Voltage

![](_page_56_Figure_6.jpeg)

![](_page_56_Figure_7.jpeg)

💣 EPCIO Test Program for Mult	i Cards : Noname.set	
	<b>Save L</b> e <b>⇒∆ Run</b> ×	Quit
EPCIO-6000/6005 Card 💌	DDA ENC PCL LIO RIO Out. RIO In. RIO INT. ADD	DAC
Card Index : 0 🔹	DAC 0 : 0.V	
Setting	DAC 1 : 0.V	
System Parameter	DAC 2 : 0.V	
	DAC 3 : 0.V	
	DAC 4 : 0.V	
ENC	DAC 5 : 0.V	
PCL		
LIO		
RIO 0		
RIO 1		
DAC		
tDC		
ADC		
Library Version : 4.01	4U MHz	

Figure 4-9.2

![](_page_57_Picture_0.jpeg)

(2) Set DAC preload value (as shown in Figure 4-9.3)

This is to preload the voltage to be automatically output from the DAC. When a trigger condition associated with any of ENC, LIO, RIO, DAC, and ADC is met, and automatic output of the preloaded voltage from the DAC is enabled (refer to Sections (3), (4), (5), (6), and (7)), the hardware will automatically output the preloaded voltage.

![](_page_57_Figure_4.jpeg)

Figure 4-9.3

(3) Set encoder as DAC trigger source (as shown in Figure 4-9.4)

This is to set the output of an interrupt signal from the comparator of a certain encoder channel as the trigger source for the DAC's automatic voltage output. ENC  $0 \sim$  ENC 5: check boxes for the comparator interrupt function of encoder channels 0 to 5. To use this function, please check the "Comparator" box in Section 4.4(5).

ENC Trigger Setting									
ENC 0	ENC 0	ENC 0	ENC 0	ENC 0	ENC 0				
ENC 1	ENC 1	ENC 1	ENC 1	ENC 1	ENC 1				
ENC 2	ENC 2	ENC 2	ENC 2	ENC 2	ENC 2				
ENC 3	ENC 3	ENC 3	ENC 3	ENC 3	ENC 3				
ENC 4	ENC 4	ENC 4	ENC 4	ENC 4	ENC 4				
ENC 5	ENC 5	ENC 5	ENC 5	ENC 5	ENC 5				
	Cancel OK								

Figure 4-9.4

![](_page_58_Picture_1.jpeg)

(4) Set ADC as DAC trigger source (as shown in Figure 4-9.5)

This is to set the output of an interrupt signal from the comparator of any of ADC  $0 \sim ADC$  7 as the trigger source for the DAC's automatic voltage output. ADC  $0 \sim ADC$  7: check boxes for the comparator interrupt function of ADC channels 0 to 7. To use this function, please enable the interrupt control function in Section 4.10(2).

![](_page_58_Figure_4.jpeg)

Figure 4-9.5

![](_page_59_Picture_1.jpeg)

(5) Set LIO as DAC trigger source (as shown in Figure 4-9.6) This to select the interrupt signal of any of the first 4 LDI inputs and first 4 DFI inputs as the trigger source for the DAC's automatic voltage output. LI  $0 \sim \text{LI } 3$ : check boxes for the interrupt function of LDI  $0 \sim 3$ . To use this function, please specify the trigger mode as described in Section 4.6(4). DI  $0 \sim \text{DI } 3$ : check boxes for the interrupt function of DFI  $0 \sim 3$ . To use this function, please specify the trigger mode as described in Section 4.6(4).

![](_page_59_Figure_3.jpeg)

Figure 4-9.6

![](_page_60_Picture_1.jpeg)

(6) Set RIO as DAC trigger source (as shown in Figure 4-9.7)

This is to select the interrupt signal of any of the first 4 inputs of slave 0 of RIO set 0 or the interrupt signal of any of the first 4 inputs of slave 0 of RIO set 1 as the trigger source for the DAC's automatic voltage output.

R 00 ~ R 03: check boxes for the interrupt function of the first four inputs of slave 0 of RIO set 0. To use this function, please enable the interrupt function in Section 4.7(3).

R 10 ~ R 13: check boxes for the interrupt function of the first four inputs of slave 0 of RIO set 1. To use this function, please enable the interrupt function in Section 4.8(3).

RIO Trigger Setting							
			DAC 3		DAC 5		
□ R 00	🗆 R 00	🗆 R00	🗆 R 00		□ R 00		
🗆 R 01	🗆 R 01	🗆 R 01	🗆 R 01	🗆 R 01	🗖 R 01		
🗆 R 02	🗆 R 02	🗆 R 02	🗆 R 02	🗆 R 02	🗆 R 02		
🗆 R 03	🗆 R 03	🗆 R 03	🗆 R 03	🗆 R 03	🗆 R 03		
🗆 R 10	🗆 R 10	🗆 R 10	🗆 R 10	🗆 R 10	🗖 R 10		
🗆 R 11	🗆 R 11	🗆 R 11	🗆 R 11	🗆 R 11	🗆 R 11		
🗆 R 12	🗖 R 12	🗖 R 12	🗆 R 12	🗖 R 12	🗖 R 12		
🗆 R 13	🗖 R 13	🗖 R 13	🗆 R 13	🗖 R 13	🗆 R 13		
		Ca	ancel		ОК		

Figure 4-9.7

![](_page_61_Picture_0.jpeg)

(7) Set DAC source selection (as shown in Figure 4-9.8)

Trigger: The "Trigger" box should be checked if it is desired to use the automatic DAC voltage output function stated in Sections (2), (3), (4), (5), and (6).

Source: When DAC is selected as the Source, output commands are directly programmed by software. When PCL is selected as the Source, output commands are automatically generated by the hardware closed loop (PCL). (Refer to Section 4.5.)

Please note that automatic DAC output is effective only when DAC is selected as the Source.

Source Setting					×
DAC 0 Source : DAC DAC PCL	DAC 1 Source : DAC • Trigger	DAC 2 Source : DAC • Trigger	DAC 3 Source : DAC • Trigger	DAC 4 Source : DAC • Trigger	DAC 5 Source : DAC • Trigger
Cancel OK					

Figure 4-9.8

![](_page_62_Picture_0.jpeg)

(8) Set DAC clock divider (as shown in Figure 4-9.9)

This is to set the DAC's transmission clock divider. When "Clock Divider" field is set to N, the DAC's transmission clock can be determined by equation (12):

Period of DAC Clock = 
$$4(N+1)$$
 / System Clock (12)

The DAC data update time can be determined by equation (13):

$$DAC Data Update Time = 20 \times Period of DAC Clock$$
(13)

D≜	C Setting							×
F	Preload	ENC Trig.	ADC Trig.	LIO Trig.	RIO Trig.	Source		
		DACO	DAC1	DAC2	DAC3	DAC4	DAC5	
_	Preload	0.	0.	0.	0.	0.	0.	
Γ	Clock Di	vider · 10			V F	nable DAC		
	CIUCK DI	vider .  10			,• Li			
	Se	tting		(	Cancel		0K	

Figure 4-9.9

(9) Set DAC enable (as shown in Figure 4-9.9)

Check the "Enable DAC" box if it is desired to enable DAC output.

![](_page_63_Picture_0.jpeg)

## 4.10 ADC Main Function Options

(1) Set ADC preload value

Each ADC channel has a comparator. The comparison value of each comparator needs to be preloaded first. When the comparison condition is met, an interrupt signal will be sent to the CPU.

■ ADC comparator operation:

A. The comparator first masks the last 1, 2, or 3 bits of the voltage read from the ADC to form the masked value (i.e., to form the masked value by regarding the last 1, 2, or 3 bits of the voltage read from the ADC as 0), and then compares the masked value with the preloaded comparison value in the comparator. The comparison result is made known to the CPU through an interrupt. The method of comparison is described below.

Note 1: The masked value will be updated when the voltage read from the ADC is refreshed.

Note 2: The number of masked bits can also be 0, meaning no bits are masked. In that case, the masked value is equal to the original voltage read from the ADC.

- B. Method of comparison: Any of the following three comparison methods can be selected to trigger an interrupt:
  - (1) When the masked value changes from less than the preloaded value to greater than or equal to the preloaded value.
  - (2) When the masked value changes from greater than the preloaded value to less than or equal to the preloaded value.
  - (3) Both of the above two conditions can trigger an interrupt.
- ADC comparator software operation
  - A. To preload comparison value
    - ➔ In the "Preload" field in the ADC Setting window (refer to Figure 4.10.1), set the preloaded comparison value according to the following:
    - (1) When the ADC input voltage mode is the unipolar mode, the comparison value setting range is from 0V to 20V.
    - (2) When the ADC input voltage mode is the bipolar mode, the comparison value setting range is from -10V to 10V.

![](_page_64_Picture_1.jpeg)

- B. To set the trigger mode of comparator interrupt
  - → Whether an ADC channel is to trigger comparator interrupt and the method of comparison can be set in the "Trig. Control" list of each channel in the ADC Setting window (refer to Figure 4.10.1). The parameters in the "Trig. Control" list are described as follows:
  - (1) None: no comparator interrupt.
  - (2) L2GE (less to greater or equal): when the masked value changes from less than the preloaded value to greater than or equal to the preloaded value.
  - (3) GE2L (greater to equal or less): when the masked value changes from greater than the preloaded value to less than or equal to the preloaded value.
  - (4) L2GE&GE2L: both of the above two conditions can trigger an interrupt.
- C. To set masked value
  - → The masked value can be set in the "Compare Mask" list in the Mode Setting section of the ADC Setting window (Refer to Figure 4-10.1).
- D. To enable ADC
  - ➔ To enable a certain ADC channel, check the "Enable" box and "Enable ADC" box in the ADC Setting window (Refer to Figure 4-10.1).
- E. To execute

 $\rightarrow$  Click Run.

ADC Setting	
ADC 0 Preload : 1 Trig. Control : None V Bipolor V Enable	Mode Setting
ADC 1 Preload : 0 Trig. Control : None Bipolor F Enable	Free  Compare Mask
ADC 2 Preload : 0 Trig. Control : None Bipolor F Enable	Select Single :
Preload : 0 Trig. Control : None V Bipolor V Enable	Select Tag :
Preload : 0 Trig. Control : None Bipolor F Enable	Trigger © One Finish
Preload :     0     Trig. Control :     None     Bipolor     Image: Control :       ADC 6     Image: Control :     Image: Control :     Image: Control :     Image: Control :     Image: Control :	🗖 Tag Finish
ADC 7 Freload : 0 Trig. Control : None Bipolor Frenchele Bipolor Frenchele Freload : 0 Trig. Control : None Bipolor Frenchele	Clock Divider : 50
Cancel	

Figure 4-10.1

![](_page_65_Picture_1.jpeg)

(2) Set ADC interrupt (as shown in Figure 4-10.1)

Apart from comparator interrupt, the ADC can be set to trigger other types of interrupt, i.e., to have one of the following trigger sources:

■ Conversion complete interrupt: 1

When one of the ADC inputs has completed conversion, an interrupt is generated to trigger a user-defined interrupt service routine.

- →Check the "One Finish" box in the Trigger section of the ADC Setting window.
- Tag channel conversion completion interrupt: 1

Set one input channel as "tag" channel. When the channel has completed conversion, it generates an interrupt.

- → In the "Select Tag" list in the ADC Setting window (Refer to Figure 4-10.1), select one of channels 0 ~ 7 as the tag channel.
- →Check the "Tag Finish" box in the Trigger section of the ADC Setting window.

(3) Set mode selection

"Compare Mask" list and "Select Tag" list have been described in 4.10(1) and 4.10(2), respectively. "Select Single" list and "Mode" list will be described as follows:

ADC voltage input conversion can be divided into the following two types:

- Single mode:
- A: The only specified one of the eight ADC channels is enabled; the others are disabled. Conversion will not occur again once it is finished.
- B: Data Update Time (including data transmission time) =

(1 /Serial\_Clock) X 20

Note: For Serial Clock, please refer to 4.10(5).

C: Single mode software setting

(1) Select Single

➔ In the "Mode" list in the ADC Setting window, select Single rather than Free.

(2) Select a channel

➔ In the "Select Single" list in the ADC Setting window, select one of channels 0 ~ 7.

- (3) Enable ADC
  - ➔ In the ADC Setting window (refer to Figure 4-10.2), check the "Enable" box of the ADC channel selected in the previous step. In addition, the "Enable ADC" box must be checked.

![](_page_66_Picture_0.jpeg)

(4) Adjust the data update time, if necessary.

→Fill in the "Clock Divider" field in the ADC Setting window (Refer to Figure 4-10.2) to set Serial Clock to adjust the data update time.

(5) Execute

→Click Run.

- Free mode:
- A: Only the specified ones of the eight ADC channels are enabled; the others are disabled. Conversion will only be switched among the enabled channels.
- B: Data Update Time (including data transmission time) = (1 / Serial\_Clock) × 20 × (Number of Channels Enabled)
- C: Free mode software setting
- (1) Select Free

➔ In the "Mode" field in the ADC Setting window, select Free rather than Single.

#### (2) Enable ADC

- ➔ In the ADC Setting window (refer to Figure 4-10.2), check the "Enable" boxes of the ADC channels selected in the previous step. In addition, the "Enable ADC" box must be checked.
- (3) Adjust the data update time, if necessary.

→ Fill in the "Clock Divider" field in the ADC Setting window (refer to Figure 4-10.2) to set a proper value to adjust the data update time.

(4) Execute

→Click Run.

![](_page_67_Picture_0.jpeg)

ADC Setting	
ADC 0 Preload : 0 Trig. Control : None  Bipolor  F Enable	Mode Setting
ADC 1 Bipolor Unipolor	Free
ADC 2	No Mask
Preload : 0 Trig. Control : None Bipolor Finable	Select Single : 0 •
Preload : 0 Trig. Control : None  Bipolor  Enable	Select Tag :
ADC 4 Preload : 0 Trig. Control : None  Bipolor  Enable	
ADC 5 Preload : 0 Trig. Control : None Bipolor F Enable	🗖 One Finish 🗖 Tag Finish
ADC 6 Preload : 0 Trig. Control : None Bipolor F Enable	Clock Divider :
ADC / Preload : 0 Trig. Control : None  Bipolor  Enable	Enable ADC
Cancel	ОК

Figure 4-10.2

![](_page_68_Picture_1.jpeg)

(4) Set bipolar/unipolar mode (as shown in Figure 4-10.2)

There are two ADC voltage input ranges:

Bipolar mode:  $-10V \sim 10V$ 

Unipolar mode:  $0V \sim 20V$ 

Description: Please select a mode according to the input voltage range and assign the mode to both hardware (circuit board) and software. For hardware setting, refer to EPCIO-400X and EPCIO-600X User Manuals. Software setting is carried out as follows:

→ Select a proper mode in the bi/unipolar selection field in the ADC Setting windows.

(Note: This must be set if it is desired to use any ADC function. Besides, the same mode must be selected for all the eight channels.)

(5) Set ADC clock divider (as shown in Figure 4-10.2)

This is to set the ADC Serial Clock. This must be set if it is desired to use any ADC function. To make the setting, set a value N in the "Clock Divider" field in the ADC Setting window. The relationship between N and Serial Clock is as follows:

Serial Clock = System Clock / 4(N+1),  $N=0 \sim 255$  (default: N=0) (14)

By setting Serial Clock, the ADC's data update time in the "Single" mode and in the "Free" mode will be changed (refer to Section 4.10(3)).

- (6) Set start/stop ADC (as shown in Figure 4-10.2)
- 1. The "Enable ADC" box is the main switch of ADC. All the ADC functions will be disabled if the "Enable ADC" box is not checked.
- 2. If it is desired to enable analog-to-digital conversion in certain channels, the "Enable ADC" box must be checked in addition to the "Enable" boxes of the ADC channels to be enabled.
- 3. The "Enable ADC" box must be checked if it is desired to use any ADC function.